

Selek 15" CFL Schematic

CFL-H

2019/03/25

REV : A00

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Cover Page		
Size A4	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 1 of	105


Project Code : 4PD0H7010001
PCB P/N : 18812-SC
Revision : X02

<https://vinafix.com>

Selek CFL-H Block Diagram



CHARGER	
ISL88739	44
INPUTS	OUTPUTS
AD+	DCBATOUT
AD-	
SYSTEM DC/DC	
TPS51225RUKR-GP	45
INPUTS	OUTPUTS
	303V_PWR
DCBATOUT	303V_S5
	5V_PWR
	5V_S5
CPU Core Power	
NCP81208MNTXG	46-50
NCP81382MNTXG x 2	
NCP81382MNTXG (23e)	
NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DCBATOUT	+VCCSA
DDR4 SUS	
RT8231AGQW-GP	
APL5930KAI-TRG	51
INPUTS	OUTPUTS
DCBATOUT	102V_S3
	000V_S0
	205V_S3
CPU VCCPRIM_CORE 1V	
	11
INPUTS	OUTPUTS
100V_S5	+VCCPRIM_CORE
CPU DCDC-V1D00A	
AO22262QI-10-GP-U	53
INPUTS	OUTPUTS
DCBATOUT	100V_S5
LDO-V1D8V	
APL5930KAI-TRG	54
INPUTS	OUTPUTS
303V_S5	100V_S5
5V/3V S0	
TPS22966DPUR-GP	40
INPUTS	OUTPUTS
5V_S5	5V_S0
303V_S5	303V_S0
EOP10/EDRAM (23e)	
TPS22961DNYT	40
INPUTS	OUTPUTS
100V_S5	+V_EDRAM_VR
100V_S5	+V_EOP10_VR
303V VGA	
AO3419L	86
INPUTS	OUTPUTS
303V_S0	303V_VGA_S0
VGA CORE	
ISL62771HRTZ-GP-U	85
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
105V_VGA_S0	
Y8288RAC-GP	86
INPUTS	OUTPUTS
DCBATOUT	105V_VGA_S0




<Core Design>

DELL Wistron Corporation	
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 101, Taiwan, R.O.C.	
File: CPU (PCIE/DMI/FDI)	
Size	Document Number
Customer	Selek CFL-H
Date: 11/20/2012	Sheet: 3 of 100



GP

<https://vinafix.com/>



DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 5 of	105

AROUND_CPU





Table 13-14. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{W1} [Ω]	R _{W2} [Ω]	R _{W3} [Ω]	R _{W4} [Ω]	VCC _T [V]
VIDSOUT							100	100	0	10	
VIDSK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT#							56	Empty	220	0	

Note: For additional information regarding SVID and power management refer to "Power Architecture Guide".



PEG Static Lane Reversal
CFG2
1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

eDP Enable
CFG4
1: Disabled 0: Enable

PEG Training
CFG7
1: (default) PEG Train immediately following RESET# de assertion 0 = PEG Wait for BIOS for training.

Physical_Debug_Enabled (DFX privacy)
CFG4
1: Disabled 0: Enable (Set DFX enables bit in debug)

PCIe Port Bifurcation Straps
CFG[6:5]
11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x4 - Device 1 function 1 enabled - function 2 disabled 01: Reserved - (Device 1 function 3 disabled - function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



Processor Internal Pull-Up / Pull-Down Terminations

Processor Internal Pull-Up / Pull-Down Terminations


Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	VCC _{IO}	16-60 Ω
PREQ#	Pull Up	VCC _{ST}	3 kΩ
PROC_TDI	Pull Up	VCC _{STG} ¹	3 kΩ
PROC_TMS	Pull Up	VCC _{STG} ¹	3 kΩ
CFG[19:0]	Pull Up	VCC _{IO}	3 kΩ

Note:
1. For SKL-S it should be VCC_{ST}

<https://vinafix.com/>

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> 1 = (Default) Normal Operation; No stall. 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express® Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> 1 = Normal operation 0 = Lane numbers reversed • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: <ul style="list-style-type: none"> 1 = Disabled. 0 = Enabled • CFG[6:5]: PCI Express® Bifurcation Numbering Reversal. <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express® 01 = reserved 10 = 2 x8 PCI Express® 11 = 1 x16 PCI Express® • CFG[7]: PEG Training: <ul style="list-style-type: none"> 1 = (default) PEG Train immediately following RESET# de assertion. 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes. 	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S processor line only and test point may be placed on the board for them.





<Core Design>

DELL Wistron Corporation
21F, 8th, Sec. 1, Hsin 1st Yiu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_CFG_CFG STRAP**


Size: Document Number: **Selek CFL-H** Rev: **A00**
Date: Thursday, April 11, 2019 Sheet: 6 of 106








SSID = CPU


<https://vinafix.com/>



VCORE

H-Line 45W
Ic0Max current=10mA max = 128A




1uF 48 Pcs



VCCGT

CFL-H_45W

Ic0Max current=10mA max(A) = 32 A





10uF 10Pcs




VCCSA

H-Line


Ic0Max current=10mA max(A) = 11.1 A






Core Design



VccST 1x 1uF 0201



VR: +/-5% or +/-50mV
Place close to VR output



JJ 20150130

Table 50-5. Decoupling Requirements for CFL H 8+2 Processor (Sheet 1 of 3)

Domain	Board Edge cap	Backside cap	Notes
Vcc	2x 22uF 0603		
	8x 47uF 0805		
		48x 1uF 0201	
		42x 10uF 0402	
		10x 22uF 0603	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805		
	2x 22uF 0603		
		7x 10uF 0402	
VDDQ		1x 1uF 0201	
		4x 22uF 0603	
		11x 10uF 0402	
VccIO		3x 10uF 0402	
VccST		3x 0402 (placeholder)	Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.
VccSTG		1x 1uF 0201	Must be Ground referenced. Board routing resistance from BGA to Power gate should be less than 10mOhm. Do not route VccGT closest adjacent layer over any power net other than ground.
VccPLL		1x 1uF 0201	Must be Ground referenced. Share with 1.0V PCH rail. Board resistance from BGA to Power gate should be less than 130mOhm.
		1x 22uF/47uF 0805 (placeholder)	*Placeholder not stuffed. To be placed as close as possible to BGA (H28, J28) and be placed either at board edge or backside.
Domain	Board Edge cap	Backside cap	Notes
VccPLL_OC		2x 1uF 0201	Must be Ground referenced. Share with VDDQ. Board resistance from BGA to Power gate should be less than 86mOhm.
Note: High Current Rail assuming 600KHz for VR bandwidth. Higher VR bandwidth assumptions results in lower quantity of MLCC (0805/0603) to meet the same AC loadline. Note: It is important to make sure that the noise on VCCPLL rail must be limited to the +/-5% VR specification below 150KHz - as this will potentially impact the PLL failing to phase lock. Where necessary, the 0805 placeholder can be stuffed with a 22uF or 47uF to assist noise reduction. While stuffing the 0805 cap may reduce noise coupling, one should still route the PLL rail carefully (i.e. to avoid noisy and high current rail) to mitigate any potential issue.			

<Core Design>





Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU (Power CAP2)**

Size Custom Document Number **Selek CFL-H** Rev **A00**
Date: Thursday, April 11, 2019 Sheet 11 of 105










<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title RESERVED		
Size A4	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 14 of 105

TO CPU CLOCK



<https://vinafix.com/>



24 MHz Crystal Specifications (Sheet 1 of 2)

Parameter	Values	Units	Max/Min Range
Frequency	24	MHz	
Frequency Tolerance	≤ 100	PPM	
Duty Cycle Variation	+/- 5	%	
Pk to Pk jitter	≤ 150	pS	Includes cycle to cycle and period
Operating Temperature	-40 to 85	°C	

Parameter	Values	Units	Max/Min Range
Series Resistance	≤ 30	Ω	
Aging	±3	PPM	

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **PCH (CLK)**


Size: Custom Document Number: **Selek CFL-H** Rev: **A00**

Date: Thursday, April 11, 2019 Sheet: 16 of 105











GPIO	GPP_I10 DDPD_CTRLDATA	GPP_F23 DPPF_CTRLDATA	GPP_J4 CNV_BRI_DT UART0 RTS#	GPP_J6 CNV_RGI_DT UART0 TXD	GPP_J9	GPD7
Schematic	weak internal Pull-down.	weak internal pull-down.				

[illegible]


Signal	Usage	When Sampled	Comment
GPB_34 CNV_SE_BD_T / UART_FIF	XTAL Frequency Select	Rising edge of R0BSEL1	This signal has a weak internal pull-down. An external pull-up is required on this signal with 10 kΩ. Note: 1. Default is 0 (Disabled). 2. 24MHz XTAL frequency required.
GPB_35 CNV_SE_BD_T / UART_TDO	I2C/CNV Enable	Rising edge of R0BSEL1	This signal is the primary use. An external pull-up is required on this signal with 10 kΩ. 0 = Integrated VCCV enable. 1 = Integrated VCCV enable.
GPB_39	I2BV	Rising edge of R0BSEL1	The signal has a weak internal pull-down. 0 = VCCSV is connected to 1.8V rail. 1 = VCCSV is connected to 1.8V rail. This pin is not used in the 1.8V power configuration.
GPB_40	Reserved		External pull-up is required. Recommended 100kΩ. This trace should be HIGH. This trace is not used on-board device driving to I/Os to operate directly.



<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
Title PCH_(VSS/GPIO)			
Size	Document Number	Rev	
Custom	Selek CFL-H	A00	
Date:	Thursday, April 11, 2019	Sheet	23 of 105

Main Func = KBC



SSID = Flash.ROM

SPI FLASH ROM (32M byte) for PCH

<https://vinafix.com/>


[15] SPL_CS_ROM_N0 >>>
[15,21,91] SPL_SO_CPU <<<
[15,21] SPL_WP_CPU <<<
[15,21] SPL_HOLD_CPU <<<
[15,91] SPL_CLK_CPU >>>
[15,21,91] SPL_SI_CPU >>>

[15] SPL_CS_ROM_N1 >>>



[20] RTC_DET#_PCH <<<
[24] RTCRST_ON >>>
[24] VCCDSW_EN# >>>
[15,40,45] 3V_5V_POK >>>
[50] 3V_5V_DSW_OK <<<

Main Func = RTC

Figure 28-2. External Circuitry for the PCH RTC - Option 1



Notes:
1. Resistor designations are arbitrarily assigned.
2. R2508 is a 10k resistor connected to the system is plugged in.
3. VCCDSW is a voltage provided by the battery.
4. RTCRST, RTCRST, and RTCRST are the RTC pins.
5. RTCRST is the reset to the internal oscillator. RTCRST can be driven by external clock generator to desired frequency.
6. RTCRST is the reset to the internal oscillator. RTCRST can be driven by external clock generator to desired frequency.
7. RTCRST is the feedback for the external crystal. When single ended external clock generator is used, this pin should be grounded.




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin 1st Rd., Hsinchu,
Taipai Hsien 301, Taiwan, R.O.C.



Title **Flash(KBC+PCH)/RTC**
Size A2 Document Number **Selek CFL-H** Rev **A00**
Date: Thursday, April 11, 2019 Sheet 25 of 106

SSID = Audio


- [15] HDA_SYNC_CODECC >>>
- [15] HDA_BITCLK_CODECC >>>
- [15] HDA_SDOUT_CODECC >>>
- [15] HDA_SDI0_CPU <<<
- [55] DMIC_SCL_CODECC <<<
- [55] DMIC_SDA_CODECC <<<
- [15,21] SPKR >>>
- [24] BEEP >>>
- [29] MIC2_VREF0_L <<<
- [29] MIC2_VREF0_R <<<
- [29] AUD_SPK_L+ <<<
- [29] AUD_SPK_L- <<<
- [29] AUD_SPK_R+ <<<
- [29] AUD_SPK_R- <<<
- [29] AUD_RING <<<
- [29] AUD_SELEEVE <<<
- [29] LINE1_L <<<
- [29] LINE1_R <<<
- [29] AUD_HPJD_N <<<
- [24] NB_MUTE# <<<
- [29] AUD_HPOUT_L <<<
- [29] AUD_HPOUT_R <<<




Layout Note: Place close to Pin 1




Layout Note:




Layout Note: Close pin46




Layout Note: Close pin 20



Layout Note: Place close to Pin 40



Layout Note: R2739 should place nearby codec IC.



https://vinafix.com/

Layout Note:

Width>40mil, to improve Headphone Crosstalk noise
Change it to sharp will be better.
Add 2 vias (>0.5A) when trace layer change.

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec ALC3254**

Size A3	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 27	of 105

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title RESERVED		
Size A4	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 28 of 105

Main Func = Audio

<https://vinafix.com/>

[27] AUD_SPK_L+ >>>
[27] AUD_SPK_L- >>>
[27] AUD_SPK_R+ >>>
[27] AUD_SPK_R- >>>

[27] MIC2_VREFO_R >>>
[27] MIC2_VREFO_L >>>

[27] AUD_RING <<<

[27] AUD_HPOUT_L >>>

[27] LINE1_L >>>

[27] AUD_HPOUT_R >>>

[27] LINE1_R >>>


[27] AUD_SELEEVE <<<

[27] AUD_HPJD_N <<<


[27] SKP_ID <<<

Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND




Universal Jack (Moved to I/O Board)



Layout Note:

EC2908 EC2907 should place nearby codes IC.




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Audio IO	
Size	Document Number	Rev
A3	Selek CFL-H	A00
Date:	Thursday, April 11, 2019	Sheet 29 of 105

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019	Sheet	30	of 105

[16] LAN_CLK_CPU_P
[16] LAN_CLK_CPU_N
[16] LAN_CLKREQ_CPU_N





[17] LAN_PCIE_TX_P
[17] LAN_PCIE_TX_N
[17] LAN_PCIE_RX_N
[17] LAN_PCIE_RX_P

[15,26,61,63,79,91] PLT_RST# >>>



[15,24] LAN_WAKE# <<<

[32] LAN_MDIO_P
[32] LAN_MDIO_N
[32] LAN_MDIO_P
[32] LAN_MDIO_N
[32] LAN_MDIO_P
[32] LAN_MDIO_N
[32] LAN_MDIO_P
[32] LAN_MDIO_N

[24] AUX_ON >>>



Layout:
C3104: close to Pin11
C3105: close to Pin32



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: LAN RTL8111H





Size: 100K Document Number: Selekt CFL-H Rev: A00

Date: Thursday, April 11, 2019 Sheet: 31 of 105

SSID = LAN

<https://vinafix.com/>

[31] LAN_MD10P
[31] LAN_MD10N
[31] LAN_MD11P
[31] LAN_MD11N
[31] LAN_MD12P
[31] LAN_MD12N
[31] LAN_MD13P
[31] LAN_MD13N



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **RJ45+Transformer**






Size B Document Number **Selek CFL-H** Rev **A00**
Date: Thursday, April 11, 2019 Sheet 32 of 105

SSID = Card Reader

<https://vinafix.com/>

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 34 of	105



<https://vinafix.com/>

USB 3.0 Connector Pin definition		
POWER		
1	USB 2.0 D-	
2	USB 2.0 D+	
3	GND	
4	StdA_SSRX-	SuperSpeed RX
5	StdA_SSRX+	
6	GND	
7	StdA_SSTX-	SuperSpeed TX
8	StdA_SSTX+	
9	GND	

<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		USB3.0*2 CONN	
Size	Document Number	Rev	A00
Custom	Selek CFL-H		
Date	Thursday, April 11, 2019	Sheet	35 of 105




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsiohih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Charger**

Size B	Document Number Selek CFL-H	Rev A00
-----------	---------------------------------------	-------------------

Date: Thursday, April 11, 2019	Sheet 36 of 105
--------------------------------	-----------------


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019	Sheet	37 of	105

SSID = USB3.0 Redriver

<https://vinafix.com/>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Redriver

Size

A3

Document Number

Selek CFL-H

Rev

A00

Date:

Thursday, April 11, 2019


Sheet

38

of

105

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 39 of	105


Power Sequence

[15,27,54,57,65] PM_SLP_S3# >>>


5V_S0 3D3V_S0

5V_S0 Consumption Peak current 5A
3D3V_S0 Consumption Peak current 2.5A

ROSA Run Power




Power Good




<https://vinafix.com/>

IV_VCCST




EVT 20181112 recheck timing




[15,91] PM_SLP_S0# >>>
[17] CPU_C10_GATE# >>>
[54] CPU_C10_GATE#_VCCIO <<<



Sequence reserve



ID2V_VCCSFR_OC



IV_VCCSTG




<Core Design>


Main Func = Power & Sequence

<https://vinafix.com/>


<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title		Connected_Standby(1/2)+DS3	
Size A3	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019	Sheet	41 of	105




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019	Sheet	42	of 105


Main Func = ADT Input




Main Func = M-BAT Input



Barrel Adapter Piug-in Detect




 <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Wistron Corporation <small>215, 2nd. Floor, Hsin-Feng Rd., Hsinchu, Taipexi Hsien 321, Taiwan, R.O.C.</small> </div>			
Charger			
Size A1	Document Number Selek CFL-H	Rev A00	
Issue: Thursday, April 11, 2008	Printed: 44	of	105



For acousaic noise 1228

<https://vinafix.com/>




DY
Current Sense R

Max Current = 3.50(A)

PWR_DCBATOUT_VCCORE

MLCCs must be placed
symmetrically on Top and Bottom.



ON

074.30204.0AE3

NCP302045MNTWG-1-GP

VSW#25

VSW#24

VSW#23

VSW#22

VSW#21

VSW#20

VSW#19

VSW#18

VSW#17

VSW#16

VSW#15

VSW#14

VSW#13

VSW#12

VSW#11

VSW#10

VSW#9

VSW#8

VSW#7

VSW#6

VSW#5

VSW#4

VSW#3

VSW#2

VSW#1

VSW#0

VSW#-1

VSW#-2

VSW#-3

VSW#-4

VSW#-5

VSW#-6

VSW#-7

VSW#-8

VSW#-9

VSW#-10

VSW#-11

VSW#-12

VSW#-13

VSW#-14

VSW#-15

VSW#-16

VSW#-17

VSW#-18

VSW#-19

VSW#-20

VSW#-21

VSW#-22

VSW#-23

VSW#-24

VSW#-25

VSW#-26

VSW#-27

VSW#-28

VSW#-29

VSW#-30

VSW#-31

VSW#-32

VSW#-33

VSW#-34

VSW#-35

VSW#-36

VSW#-37

VSW#-38

VSW#-39

VSW#-40

VSW#-41

VSW#-42

VSW#-43

VSW#-44

VSW#-45

VSW#-46

VSW#-47

VSW#-48

VSW#-49

VSW#-50

VSW#-51

VSW#-52

VSW#-53

VSW#-54

VSW#-55

VSW#-56

VSW#-57

VSW#-58

VSW#-59

VSW#-60

VSW#-61

VSW#-62

VSW#-63

VSW#-64

VSW#-65

VSW#-66

VSW#-67

VSW#-68

VSW#-69

VSW#-70

VSW#-71

VSW#-72

VSW#-73

VSW#-74

VSW#-75

VSW#-76

VSW#-77

VSW#-78

VSW#-79

VSW#-80

VSW#-81

VSW#-82

VSW#-83

VSW#-84

VSW#-85

VSW#-86

VSW#-87

VSW#-88

VSW#-89

VSW#-90

VSW#-91

VSW#-92

VSW#-93

VSW#-94

VSW#-95

VSW#-96

VSW#-97

VSW#-98

VSW#-99

VSW#-100

VSW#-101

VSW#-102

VSW#-103

VSW#-104

VSW#-105

VSW#-106

VSW#-107

VSW#-108

VSW#-109

VSW#-110

VSW#-111

VSW#-112

VSW#-113

VSW#-114

VSW#-115

VSW#-116

VSW#-117

VSW#-118

VSW#-119

VSW#-120

VSW#-121

VSW#-122

VSW#-123

VSW#-124

VSW#-125

VSW#-126

VSW#-127

VSW#-128

VSW#-129

VSW#-130

VSW#-131

VSW#-132

VSW#-133

VSW#-134

VSW#-135

VSW#-136

VSW#-137

VSW#-138

VSW#-139

VSW#-140

VSW#-141

VSW#-142

VSW#-143

VSW#-144

VSW#-145

VSW#-146

VSW#-147

VSW#-148

VSW#-149

VSW#-150

VSW#-151

VSW#-152

VSW#-153

VSW#-154

VSW#-155

VSW#-156

VSW#-157

VSW#-158

VSW#-159

VSW#-160

VSW#-161

VSW#-162

VSW#-163

VSW#-164

VSW#-165

VSW#-166

VSW#-167

VSW#-168

VSW#-169

VSW#-170

VSW#-171

VSW#-172

VSW#-173

VSW#-174

VSW#-175

VSW#-176

VSW#-177

VSW#-178

VSW#-179

VSW#-180

VSW#-181

VSW#-182

VSW#-183

VSW#-184

VSW#-185

VSW#-186

VSW#-187

VSW#-188

VSW#-189

VSW#-190

VSW#-191

VSW#-192

VSW#-193

VSW#-194

VSW#-195

VSW#-196

VSW#-197

VSW#-198

VSW#-199

VSW#-200

VSW#-201

VSW#-202

VSW#-203

VSW#-204

VSW#-205

VSW#-206

VSW#-207

VSW#-208

VSW#-209

VSW#-210

VSW#-211

VSW#-212

VSW#-213

VSW#-214

VSW#-215

VSW#-216

VSW#-217

VSW#-218

VSW#-219

VSW#-220

VSW#-221

VSW#-222

VSW#-223

VSW#-224

VSW#-225

VSW#-226

VSW#-227

VSW#-228

VSW#-229

VSW#-230

VSW#-231

VSW#-232

VSW#-233

VSW#-234

VSW#-235

VSW#-236

VSW#-237


VSW#-238

VSW#-239

VSW#-240

VSW#-241

VSW#-242



SSID = PWR.Plane.Regulator_1D05V


OFFPAGE-Signal

PH on EE Side


PWR_1D05V_PG

PWR_1D8V_PG

OFFPAGE-GAP



AOZ2262 For 1D05V



OFFPAGE

OFFPAGE_GAP



[52] PWR_1D8V_PG << PWR_1D8V_PG







IDC = 550mA

$$V_{out} = 0.8V * (R1 + R2) / R2$$



Sheet of

NB694 for VCCIO






Layout Note:
Collapse to LCC1.






Layout Note:
Trace width = 80mil





Main Func = CAMERA

<https://vinafix.com/>

EE note: Never change R5229 to short pad after MP
Reserved for one time fuse: 69.43001.001



Layout Note: Reduce the stubs.



<https://vinafix.com/>

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **LCD/Inverter Connector**

Size Custom	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 56 of 105	

SSID = HDMI



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 58 of	105

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 59	of 105

Main Func = HDD


<https://vinafix.com/>

SATA HDD Connector

[17] HDD_SATA_TX_P >>> _____
[17] HDD_SATA_TX_N >>> _____
[17] HDD_SATA_RX_N <<< _____
[17] HDD_SATA_RX_P <<< _____

[19] HDD_DEVS_L_P >>> _____
[70] FFS_INT2_Q >>> _____

[24,63] SSD_SCP# >>> _____



Layout Note:
Place near HDD1





Table 16-5. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ¹	None ²	None ³

Notes:

- This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* lane that needs to support either PCIe* Gen2 devices or PCIe* Gen3 devices, follow the PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Use a non-interleaved breakout to isolate Tx and Rx.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SATA HDD**

Size Custom Document Number **Selek CFL-H**


Date: Thursday, April 11, 2019

Sheet 60 of 105

Rev **A00**

Main Func = WLAN

<https://vinafix.com/>



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Mini card-WLAN
-------	-----------------------

Size Custom	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 61 of	105

SSID = Wireless

<https://vinafix.com/>

<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)WWAN**



Size A	Document Number Selek CFL-H	Rev A00
-----------	---------------------------------------	-------------------

Date: Thursday, April 11, 2019	Sheet 62 of 105
--------------------------------	-----------------




Power button


<https://vinafix.com/>




M-BIST for G10 (Proposed schematic)
follow bandon

The schematic diagram illustrates the power supply section of the 83.R2003.A8M. It shows the connection of the 303V.55 power source to the RSMRST# and EC_D_INHB lines. The RSMRST# line is connected to R6446, which is then connected to R6454 (330KR2J-L1-GP) and R6405 (2MR2F-GP). The EC_D_INHB line is connected to R6457 (2KBC_PWRBTN#) and R6457 (2KBC_PWRBTN#). The diagram also shows the connection of the BATT_YELLOW# and CHG_AMBER_LED# lines to the LMUNST12T1G-GP-U and LMUNST12T1G-GP-U components. The diagram includes components like R6446, R6454, R6405, R6457, and capacitors C6453 and C6459.






Cardreader
USB 2.0 Gen1 *2



E3 reserve



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector			
Size A3	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 66	of 105

Main Func = Hall Sensor

<https://vinafix.com/>

<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title *Hall Sensor*


Size A	Document Number Selek CFL-H	Rev A00
-----------	---------------------------------------	-------------------

Date: Thursday, April 11, 2019	Sheet 67 of 105
--------------------------------	-----------------


Debug Connector



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Dubug connector		
Size A4	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 68 of 105

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Selek CFL-H

Rev

A00

Date: Thursday, April 11, 2019

Sheet 69 of 105

SSID = Free Fall Sensor

https://vinafix.com/


[20] GSEN2_INT1_PCH <<<<=====
[20] GSEN2_INT2_PCH <<<<=====

[20] FFS_INT1 <<<<=====
[15] FFS_INT2_PCH <<<<=====


[20] CPU_I2C_SDA_ISH <<<<=====
[20] CPU_I2C_SCL_ISH <<<<=====

[24,65,66,92] LID_CL_SIO# >>>>=====
[60] FFS_INT2_Q <<<<=====


20180726 need DELL GPIO table




Please help to close with U6602







Note:
(1) Keep all signals are the same trace width. (included VDD, GND).
(2) No VIA under IC bottom.



Main Func = TYPEC CONTROLLER




[73]	TYPEC_USB_CON_C_DP0	《》	——
[73]	TYPEC_USB_CON_C_DN0	《》	——
[73]	TYPEC_USB_CON_C_DP1	《》	——
[73]	TYPEC_USB_CON_C_DN1	《》	——




```
Main Func = TYPEC CONNECTOR
```

<https://vinafix.com/>

Type-C Connector



```
[71] USB1_SSRX_CON_N1<<<
[71] USB1_SSRX_CON_P1<<<
[71] USB1_SSRX_CON_N2<<<
[71] USB1_SSRX_CON_P2<<<


[71] USB1_SSTX_CON_N1>>>
[71] USB1_SSTX_CON_P1>>>
[71] USB1_SSTX_CON_N2>>>
[71] USB1_SSTX_CON_P2>>>
```

```
[72] TYPEC_CON_SBU1    >>> _____
[72] TYPEC_CON_SBU2    >>> _____



[72] USB1_CC1          >>> _____
[72] USB1_CC2          >>> _____
```

From USB2.0/ I2C Mux


```
[72] TYPEC_USB_CON_C_DP0 << >> _____
[72] TYPEC_USB_CON_C_DN0 << >> _____
[72] TYPEC_USB_CON_C_DP1 << >> _____
[72] TYPEC_USB_CON_C_DN1 << >> _____
```



EMI



USB3.1 ESD



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

TYPEC CONN

Size

Document Number

Selek CFL-H


Date _____

Thursday, April 11, 2019


Sheet 73 of 105

Main Func = LPS

```
[72]    VBUS_P_CTRL_Q    >>>_____
[72]    NXP3290_FO        <<<_____
[72]    CCG5_VBUS_CSN      <<<_____
```



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)Thunderbolt (5/5)		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 75 of 105


<https://vinafix.com/>




Main Func =








<https://vinafix.com/>












FBCLK Termination place on VRAM side FBCLK Termination place on VRAM side FBCLK Termination place on VRAM side








<https://vinafix.com/>









FOR VRAM5




FOR VRAM5



FOR VRAM6



FOR VRAM6






Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
Number of Voltage Levels N	Level	16	
PWM Frequency F _{pw}	MHz	475	
PWM Minimum Pulse Width T _{pw}	ns	1.25	
VID Transition Time T _{vid}	ns	<100	
Component Value			
R1 (Ω)	R0	4.75	
R2 (Ω)	R0	20.5	
R3 (Ω)	R0	4.32	
R4 (Ω)	R0	16.5	
R5 (Ω)	R0	8.2	
C	μF	560	













Table 7.9 PWM-VID Spec and Component Values

PWM-VID Specification		Unit	Config
V _{in}	V	0.3	
V _{max}	V	1.3	
V _{boot}	V	0.8	
Voltage Step Width	ns	6.25	
Number of Voltage Levels N	Level	16	
PWM Frequency F _{pw}	MHz	475	
PWM Minimum Pulse Width T _{pw}	ns	1.25	
VID Transition Time T _{vid}	ns	<100	
Component Value			
R1 (Ω)	R0	6.19	
R2 (Ω)	R0	20.5	
R3 (Ω)	R0	4.32	
R4 (Ω)	R0	16.5	
R5 (Ω)	R0	8.2	
C	μF	560	







APL3526 for 1D8V_VGA_S0




Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with COM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with COM	1.6V to 5.5V




PR8664	PR8665	PR8674	Note
4.75K	14.3K	33K	for 1.35V and 1.5V
4.75K	10K	40.2K	for 1.25V and 1.35V



Design Current : 32.8A
OCP : 59.4A






PGM-08866-001_V06

Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954, R924	R977, R923	R950	R953, R952	C841, C836
N18E-G3	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G2	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G0, N18E-G1	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G3 MAX-Q					
N18E-G2 MAX-Q					
N18E-G1 MAX-Q	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G0 MAX-Q					



<Core Design>

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Selek CFL-H

Rev

A00

Date:






Thursday, April 11, 2019

Sheet

88

of

105







EMI Request

EMI Request


EMI Request

EMI Request



<Core Design>


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 90 of 105




SSID = TPM

- [19] PIRQA# >>>
- [15] TPM_SPI_IRQ# >>>
- [3,1,61,63,79] PLT_RST# >>>
- [15,40] PM_SLP_S0# >>>
- [15] SPI_CS_CPU_N2 >>>
- [15,21,25] SPI_SO_CPU <<<
- [15,21,25] SPI_SI_CPU >>>
- [15,25] SPI_CLK_CPU >>>


reserve RTC Gen 9 reset circuit_20170814
leakage issue




<https://vinafix.com/>



reserve for modern standby



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM2.0

Size
A4


Document Number
Selek CFL-H

Rev
A00


Date: Thursday, April 11, 2019

Sheet 91 of 106


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 93 of 105


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 94 of 105


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 95 of 105


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 96 of	105

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A	Document Number Selek CFL-H				Rev A00
Date: Thursday, April 11, 2019		Sheet 97		of 105	

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Selek CFL-H		Rev A00
Date: Thursday, April 11, 2019		Sheet 98 of	105

Main Func = XDP

<https://vinafix.com/>


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU_XDP;PCH_XDP		
Size A3	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019	Sheet 99 of	105


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <i>Table of Content</i>		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		
Sheet 100 of 105		


<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Change History		
Size A	Document Number Selek CFL-H	Rev A00
Date: Thursday, April 11, 2019		Sheet 101 of 105

Intel-Power Up Sequence



https://vinafix.com/






Power Shape

Regulator


LDO

Switch

PCH SMBus Block Diagram




KBC SMBus Block Diagram



The schematic diagram illustrates the power and control connections for the KBC KB9028QA board. Key components and connections include:

- KBC KB9028QA:** The central component, with pins **VD_IN1** and **VD_OUT1** connected to external power sources.
- THEM Resistor:** Connected to **VD_IN1**.
- 2N7002:** A MOSFET used for switching. Its gate is connected to **VD_OUT1** and **PURE_HW_SHUTDOWN#**. Its drain is connected to **IMVP_PWRGD** and **VR_RDY**. Its source is connected to **3D3V_S0**.
- VR_RDY:** A signal line that is also labeled **OR** and **VR_RDY**, connected to **3D3V_AUX_S5** and **3D3V_S0**.
- FAN1 and FAN2:** Two fans connected to **FAN1_PWM** and **FAN2_PWM** signals. Their ground connections are labeled **5V_FAN1_S0** and **5V_FAN2_S0**.
- ECRST#:** A reset signal connected to the MOSFET's gate.

<https://vinafix.com/>



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Thermal /AUDIO Block Diagram**

Size Custom	Document Number Selek CFL-H
----------------	---------------------------------------

Rev
A00

Date: Thursday, April 11, 2019

Sheet 105 of 105